

WASHINGTON, DC 20001

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

ATTORNEY DOCKET NO. CONFIRMATION NO. 001701.00201 5313

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR 10/781,921 02/20/2004 Tadayuki Taura 22907 7590 06/07/2004 **EXAMINER BANNER & WITCOFF** AUDUONG, GENE NGHIA 1001 G STREET N W ART UNIT PAPER NUMBER **SUITE 1100**

> 2818 DATE MAILED: 06/07/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No.	Applicant(s)
10/781,921	TAURA ET AL.
Examiner	Art Unit
Gene N Auduong	2818
ars on the cover sheet with the c	orrespondence address
IS SET TO EXPIRE 3 MONTH(36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI date of this communication, even if timely filed	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
_·	
action is non-final.	
x parte Quayle, 1935 C.D. 11, 45	o3 O.G. 213.
n.	
vn from consideration.	
r election requirement.	
	į
r.	
epted or b) \square objected to by the $\mathfrak l$	
ion is required if the drawing(s) is ob caminer. Note the attached Office	
priority under 35 U.S.C. § 119(a) s have been received. s have been received in Applications to decomposite have been received.	on No
	ed in this National Stage
	ed.
The second secon	TIIL .
4) Interview Summary	
	Patent Application (PTO-152)
	Examiner Gene N Auduong ars on th cover sh et with the cover sh et wit

Art Unit: 2818

DETAILED ACTION

Priority

1. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). The certified copy has been filed in parent Application No. 10/230,704, now Patent No. 6,711,057, filed on 09/05/2002.

Information Disclosure Statement

2. The information disclosure statement (IDS) submitted on 02/20/2004 is being considered by the examiner.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Watanabe (U.S. Pat. No. 5,841,711).

Regarding claim 1, Watanabe discloses a semiconductor memory device comprising: a first nonvolatile storage (figure 6, latch flag circuit) configured to store semiconductor chip codes of semiconductor chips; a latch circuit (figure 6, address latch circuit) configured to latch an address upon receipt of an activating signal; and a first comparator circuit (figure 6, comparator circuit 10) configured to compare a semiconductor chip code inputted from an external source with the semiconductor chip codes stored in the first storage, and output the activating signal when the inputted chip code coincides with one of the stored chip codes

Application/Control Number: 10/781,921

Art Unit: 2818

(comparator circuit 10 compare the chip code from the DQ buffer and the one from the memory array, col. 5, lines 7+).

Regarding claims 2 and 8, Watanabe discloses the semiconductor memory device according to claim 1, further comprising: a write control circuit (figure 6, nonvolatile latch write control circuit) configured to generate a write signal; and a second nonvolatile storage (figure 5, second nonvolatile latch) configured to store the address latched by the latch circuit upon receipt of the write signal (col. 5, lines 7+).

Regarding claims 3 and 9, Watanabe discloses the semiconductor memory device according to claim 2, further comprising: a first memory cell array (figure 6, memory array 8) formed of a plurality of memory cells; a second memory cell array formed of a plurality of redundancy cells (figure 6, nonvolatile redundancy storage latch circuit); an address buffer (figure 6, address buffer 1 and 2) configured to receive an input address; a second comparator circuit configured to compare the input address of the address buffer with the address stored in the second storage, and output an output signal denoting a coincidence/non-coincidence thereof; and an output multiplexer configured to receive the output signal of the second comparator circuit and select data read out from one of the first and second memory cell arrays in accordance with the coincidence/non-coincidence denoted by the output signal of the second comparator circuit (compare circuit in the control circuit 3, col. 5, lines 20+; col. 6, lines 18+).

Regarding claims 4 and 10, Watanabe disclose the semiconductor memory device according to claim 1, in which the first storage comprises memory cells in which the chip codes are re-storable (col. 5, lines 8+).

Application/Control Number: 10/781,921

Art Unit: 2818

Regarding claims 5 and 11, Watanabe discloses the semiconductor memory device according to claim 2, in which the first storage comprises memory cells in which the chip codes are re-storable (col. 5, lines 8+).

Page 4

Regarding claims 6 and 12, Watanabe discloses the semiconductor memory device according to claim 3, in which the first storage comprises the memory cells in which the chip codes are re-storable (col. 5, lines 8+).

Regarding claim 7, Watanabe discloses the semiconductor memory device according to claim 3, in which the second storage comprises the memory cells having a structure the same as the memory cells of the memory cell array, in which the address is re-storable (col. 5, lines 8+).

Regarding claim 13, Watanabe discloses the semiconductor memory device according to claim 1, in which the address latched by the latch circuit is an address of an area of a storing portion of each of the semiconductor chips, which area is faulty (col. 5, lines 20+).

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gene N Auduong whose telephone number is (571) 272-1773.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/781,921 Page 5

Art Unit: 2818

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

GA May 21, 2004

> Gene N Auduong Primary Examiner Art Unit 2818